mid software engineering Hardware Engineer ic · Posted Apr 29, 2026
$122,440 – $232,190
USD per year

About this role

Intel is hiring a mid-level Hardware Engineer in the software engineering function based in Folsom, CA. The posting calls out experience with Python, Java, C, C#. Compensation is listed at $122,440–$232,190 per year.

Role
Hardware Engineer
Function
software engineering
Level
mid
Track
Individual contributor
Employment
Full-time
Location
Folsom, CA
Posted
Apr 29, 2026

More roles at Intel

Business Intelligence Analyst - Client Computing Group
Hillsboro, OR · mid
Tableau Power BI Data Structures
Platform Power Thermal Performance Research Intern
Prc · intern
CUDA Linux Performance Optimization
Module Development Engineer, Defect Inspection
Hillsboro, OR · mid
A/B Testing
Design Verification Engineer
Folsom, CA · mid
Testing
Senior Design Engineer – AI SoC Development
Folsom, CA · senior
Python Security
All Intel jobs →

Job description

from Intel careers
Job Details:

Job Description: 

Silicon Engineering Group (SiG) plays a critical role in Intel's mission to create world-changing technology. Our engineers work on next-generation processor architectures that define the future of computing, from mobile devices to high-performance computing systems. We're pushing the boundaries of what's possible in silicon design while maintaining Intel's leadership in semiconductor innovation.

We are actively seeking a talented CPU Core Logic Designer to join our dynamic team. This role offers the opportunity to work on cutting-edge processor designs that will shape the future of computing technology.

This role’s responsibilities include but are not limited to:

  • Develops the logic design, register transfer level (RTL) coding, and simulation for a CPU required to generate cell libraries, functional units, and the CPU IP block for integration in full chip designs.
  • Participates actively in the definition of architecture and microarchitecture features of the CPU being designed.
  • Applies various strategies, tools, and methods to write RTL and optimize logic to qualify the design to meet power, performance, area, and timing goals as well as design integrity for physical implementation.
  • Reviews the verification plan and implementation to ensure design features are verified correctly and resolves and implements corrective measures for failing RTL tests to ensure correctness of features.
  • This is an excerpt. Read the full job description on Intel careers →
All software engineering jobs software engineering in Folsom, CA Jobs in Folsom, CA software engineering salaries software engineering career path
All Intel Jobs Browse software engineering roles mid positions