Senior/Lead SoC Emulation Engineer
NXP Semiconductors · Noida, India
senior
software engineering
Hardware Engineer
ic
· Posted May 14, 2026
Skills
About this role
NXP Semiconductors is hiring a senior-level Hardware Engineer in the software engineering function based in Noida, India. The posting calls out experience with Embedded Systems.
- Role
- Hardware Engineer
- Function
- software engineering
- Level
- senior
- Track
- Individual contributor
- Employment
- Full-time
- Location
- Noida, India
- Posted
- May 14, 2026
More roles at NXP Semiconductors
Senior Sales Manager
Noida, India · manager
Senior Principal Validation Engineer
Noida, India · senior
Python C Linux
Senior Principal Engineer, Analog Validation/Characterization
Noida, India · senior
C Data Structures
進出口人員
Kaohsiung · mid
Senior Equipment Engineer
Bangkok · mid
Data Analytics
All NXP Semiconductors jobs →
Job description
from NXP Semiconductors careersSenior Emulation Engineer – VELOCE / ZEBU / Palladium (Automotive SoC)
NXP is looking for a STAFF‑level Emulation Engineer with 5–10 years of hands‑on experience in SoC emulation to work on cutting‑edge automotive MCUs/SoCs. This role focuses on leading pre‑silicon validation and software execution on industry‑leading emulation platforms for advanced, low‑power automotive designs.
Key Responsibilities
- Lead SoC‑level emulation bring‑up, execution, and debug on
Mentor/Siemens VELOCE, Synopsys ZEBU, and Cadence Palladium - Own emulation build creation, configuration, partitioning, and optimization for complex automotive SoCs
- Enable and debug pre‑silicon software flows using JTAG / SWD interfaces and LTB or any other debuggers
- Execute application‑specific automotive use cases including boot flows, peripherals, power modes, and safety scenarios on emulation builds
- Drive low‑power validation and debug, including power‑up/power‑down sequences
- Debug and validate clock and reset architectures, including clock trees, clock gating, reset sequencing, and cross‑domain interactions
- Enable and debug multi‑core ARM boot flows, including primary/secondary core bring‑up, synchronization, and hand‑off sequences
- Collaborate closely with RTL, SoC verification, firmware, system, and IP teams
- Provide technical leadership and mentoring across emulation activities and methodologies
Required Skills & Experience
- 3–6 years of experience in SoC Emulation, with strong hands‑on exposure to
Synopsys ZEBU, Mentor/Siemens VELOCE, and/or Cadence Palladium
This is an excerpt. Read the full job description on NXP Semiconductors careers →