Principal Engineer, ASIC Pre Silicon Validation (HAPS Prototyping/Emulation)
Micron · Hyderabad, India
principal
software engineering
Principal Engineer
tech_leadership
· Posted May 14, 2026
About this role
Micron is hiring a principal-level Principal Engineer in the software engineering function based in Hyderabad, India. The posting calls out experience with Python, C.
- Role
- Principal Engineer
- Function
- software engineering
- Level
- principal
- Track
- Tech leadership
- Employment
- Full-time
- Location
- Hyderabad, India
- Posted
- May 14, 2026
More roles at Micron
Wet Mechanical Operations Engineer
Syracuse · mid
System Design Compliance
New College Grad - Supply Management Analyst
Manassas · intern
Data Analytics
Thin Films Equipment Maintenance Technician
Manassas · mid
Staff Engineer, Scribe Design Product Owner
Boise, ID · principal
Engineer - Metals Adv DRAM
Boise, ID · mid
Python Data Analytics
All Micron jobs →
Job description
from Micron careersOur vision is to transform how the world uses information to enrich life for all.
Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.
Job responsibilities At Glance:
- Complete HANDS On Xilinx FPGA Flow, Vivado Flow and Protocompiler Tool flow is Essential to Have
- Overall ownership of complete SOC deployment on Pre Silicon platforms like HAPS
- Get along with Design/SOC C/FW teams to identify actual FW implementation and plan/perform validation accordingly
- Review SoC Verification plan for PCIe/LPDDR/ONFI sub system and Create/understand PCIe/LPDDR/ONFI Validation plan with SOC C, AE, FW teams
- Develop understanding on SoC and perform Processor based SoC prototyping and Emulation using C/FW/AE Flow
- Should be able to run SOC C based simulations for test case understanding and debug using VCS
- Hands on HAPS 100 is most preferred, Hands on HAPS80 is MUST to have
- Work with overseas teams for PCIe/LP bring-up/debug
- Should be writing the Verilog RTL when required, should be able to debug using Xilinx FPGA Vivado Flow
Proficiency in FPGA Debug Skills
- Must have practical experience with Xilinx FPGA debug using Chipscope flow
This is an excerpt. Read the full job description on Micron careers →