mid software engineering Hardware Engineer ic · Posted Apr 23, 2026
$105,650 – $200,340
USD per year

About this role

Intel is hiring a mid-level Hardware Engineer in the software engineering function based in Folsom, CA. The posting calls out experience with Python, C, Ruby, Frontend Development. Compensation is listed at $105,650–$200,340 per year.

Role
Hardware Engineer
Function
software engineering
Level
mid
Track
Individual contributor
Employment
Full-time
Location
Folsom, CA
Posted
Apr 23, 2026

More roles at Intel

Senior Process Engineer - Dry Etch
Hillsboro, OR · senior
System Design Frontend Development Data Analytics
Senior CPU Circuit Design Engineer
Austin, TX · senior
Senior Staff Analog Circuit Design Engineer - SerDes
Santa Clara, CA · senior
Python Performance Optimization
Atom CPU Layout Design Engineer
Guadalajara, Mexico · mid
Linux
Atom CPU Layout Design Engineer
Guadalajara, Mexico · mid
Linux
All Intel jobs →

Job description

from Intel careers
Job Details:

Job Description: 

The Role and Impact
Are you passionate about cutting-edge computer graphics and excited to contribute to the technology that powers millions of devices worldwide? Join Intel's Graphics IP team as a GPU Design Verification Engineer, where you will play a pivotal role in ensuring the functional accuracy and performance of Intel's leading-edge GPU architectures. This position provides an opportunity to collaborate with a world-class team of architects, designers, and engineers to deliver next-generation graphics solutions. Your work will directly impact Intel's mission to redefine how the world experiences technology, driving innovation across integrated, discrete, and AI-enabled graphics platforms.

Key Responsibilities

  • Develop scalable and reusable IP verification plans, test benches, and architectures for graphics logic components, including 3D graphics, media, and display.

  • Execute verification plans and run system simulation models to validate design, analyze power and timing, and identify bugs.

  • Debug and resolve failing tests in the pre-silicon environment, root cause issues, and implement corrective measures.

  • Collaborate with architects, RTL developers, and physical design teams to enhance verification methodologies and meet functional, performance, and power goals.

  • Write specifications for design enhancements and code design changes in RTL while adhering to coding guidelines.

  • Analyze timing reports to optimize design approaches for frequency requirements.

    This is an excerpt. Read the full job description on Intel careers →
All software engineering jobs software engineering in Folsom, CA Jobs in Folsom, CA software engineering salaries software engineering career path
All Intel Jobs Browse software engineering roles mid positions