Lead Senior Design Engineer – AI SoC Development
Intel · Folsom, CA
senior
Security Analyst
ic
· Posted Apr 30, 2026
$220,920 – $311,890
USD per year
About this role
Intel is hiring a senior-level Security Analyst based in Folsom, CA. The posting calls out experience with Python, Security. Compensation is listed at $220,920–$311,890 per year.
- Role
- Security Analyst
- Function
- security
- Level
- senior
- Track
- Individual contributor
- Employment
- Full-time
- Location
- Folsom, CA
- Posted
- Apr 30, 2026
More roles at Intel
CPU Pre-Silicon Verification Engineer
Guadalajara, Mexico · mid
Python Testing Performance Optimization
Atom CPU Layout Design Engineer
Guadalajara, Mexico · mid
Linux
Sr. Infrastructure Engineer – Linux OS
Phoenix, AZ · senior
Python TypeScript Bash
Software Application Development Engineer Grade
Phoenix, AZ · mid
TypeScript C# SQL
Senior Applications and Solutions Engineer - Foundry Services
Phoenix, AZ · senior
Python Bash
All Intel jobs →
Job description
from Intel careersJob Details:
Job Description:
Intel’s AI SoC organization develops cutting-edge products powering a wide range of AI applications—from edge devices to data center accelerators. If you are an engineer with strong technical and communication skills who thrives in a fast-paced environment with abundant learning opportunities, this is your chance to shape the future of AI hardware.
Role Overview
As a Lead Senior Design Engineer – AI SoC Development , you will be responsible for defining, implementing, and validating complex SoC IP blocks and subsystems, ensuring they meet stringent power, performance, and security requirements. You will collaborate across architecture, verification, and physical design teams to deliver high-quality silicon for next-generation AI solutions.
Key Responsibilities
Architectural Leadership: Evaluate trade-offs across features, performance targets, power constraints, and system limitations.
Microarchitecture & RTL Development: Define and document microarchitecture for complex SoC IP blocks; implement RTL in Verilog/System Verilog, integrate at top level, and deliver synthesis- and timing-clean designs.
Verification Collaboration: Partner with verification teams to ensure comprehensive coverage and robust validation of all design aspects.
Timing & Physical Design Support: Develop and maintain timing constraints; guide physical design teams on synthesis, timing closure, and formal equivalence checks.
Silicon Bring-Up: Drive post-silicon validation, debug, and performance analysis.
This is an excerpt. Read the full job description on Intel careers →