mid software engineering Hardware Engineer ic 4+ yrs Bachelor's · Posted Jun 1, 2026

Skills

About this role

Google is hiring a mid-level Hardware Engineer in the software engineering function based in New Taipei, Taiwan | Zhubei, Taiwan. The posting calls out experience with Python, Bash and roughly 4+ years of relevant work. Listed education preference: a bachelor's degree or equivalent.

Role: Hardware Engineer
Function: software engineering
Level: mid
Track: Individual contributor
Employment: Full-time
Location: New Taipei, Taiwan | Zhubei, Taiwan
Experience: 4+ years
Education: Bachelor's degree
Posted: Jun 1, 2026

AI Summary

Mid-level hardware engineer developing custom silicon solutions for Google's consumer products. Designs and maintains Physical Design Verification flows, collaborates with teams on DRC/LVS/PERC checks, and provides technical support. Requires bachelor's in electrical engineering and 4 years scripting experience (Perl, TCL, Shell, Python).

Upgrade to Pro for AI summaries, resume match scores & career intelligence →

Job description

from Google careers

Be part of a various team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.

Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.

Responsibilities

Co-work with project team for a more efficient and effective flow execution and results review mechanism in PDV field.
Co-work with the methodology team to define Physical Design Verification (PDV) flow requirements for technology nodes Design Rule Check (DRC), Layout Versus Schematic (LVS), and Programmable Electrical Rule Check (PERC) checks.
Import new features, improve job efficiency, and maintain a stable flow in PDV analysis to meet technology and project needs.
Provide flow usage and execution support with documentation, training and troubleshooting.

Minimum qualifications:

Bachelor's degree in Electrical Engineering, a similar field, or equivalent practical experience.
4 years of experience in scripting languages such as Perl, TCL, Shell, or Python.

Preferred qualifications:

Master's degree or PhD in Electrical Engineering, Computer Engineering, Computer Science, or a similar field.
5 years of experience with physical design, signoff, or CAD.
Experience with setting advanced technology nodes flows.
Experience in extraction of design parameters, Quality of Results (QoR) metrics, analyzing trends, and creating dashboards/reports.
Experience in Electronic Design Automation (EDA) vendor management in feature evaluation and issue support.
Familiarity with Siemens/Calibre or Synopsys/IC Validator.