ASIC Layout Engineer - Analog, High speed IP - 8 to 11 years - Bangalore

Job description

What You'll Do

We are looking for a talented and motivated Layout Lead to join Cisco’s Client Optics Group (COG) Engineering Team. In this role, you will support the physical implementation of high-performance analog and mixed-signal circuits for next-generation 100G, 200G, and 400G per lambda optical interconnect solutions.

You will contribute to all phases of physical design—from concept through tapeout—primarily for block-level layouts while assisting with top-level integration. Working closely with circuit designers, packaging engineers, process teams, and product engineers, you will help develop robust, manufacturable layouts that meet performance, reliability, area, and schedule goals.

Specific responsibilities include: 

• Support layout development and physical implementation of analog, mixed-signal circuits, high-speed interfaces (including SerDes and PAM4), and supporting digital blocks 
• Participate in block-level floorplanning, placement, routing, and integration for complex mixed-signal ICs 
• Collaborate with circuit designers to translate schematics and performance targets into optimized physical layouts 
• Optimize layouts for electrical performance, matching, parasitics, signal/power integrity, thermal behavior, yield, and manufacturability 
• Ensure compliance with all foundry design rules (DRC, LVS, ERC, density, EM/IR, and reliability requirements) 
• Assist in integration across analog, digital, and high-speed domains, including support for top-level assembly of SerDes, PAM4 paths, clocking, and control logic 
• Review post-layout extraction results and support simulation closure 
This is an excerpt. Read the full job description on Cisco careers →