mid software engineering Hardware Engineer ic · Posted Apr 14, 2026
$135,800 – $195,100
USD per year

About this role

Cisco is hiring a mid-level Hardware Engineer in the software engineering function based in Maynard, MA. The posting calls out experience with Performance Optimization. Compensation is listed at $135,800–$195,100 per year.

Role
Hardware Engineer
Function
software engineering
Level
mid
Track
Individual contributor
Employment
Full-time
Location
Maynard, MA
Department
Product and Engineering
Posted
Apr 14, 2026

More roles at Cisco

Director, Solutions Engineer Security Technical Enablement
Research Triangle Park, NC · senior
Security Zero Trust SaaS
Senior Engineering Manager, AI
Seattle, WA · manager
LLMs Splunk Observability
Account Executive - Splunk Commercial
Trenton, NJ · mid
Splunk DevOps SaaS
Solutions Engineer - Splunk (Remote)
Research Triangle Park, NC · mid
AWS GCP Azure
Account Executive - Splunk Commercial
Philadelphia, PA · mid
Splunk DevOps SaaS
All Cisco jobs →

Job description

from Cisco careers
The application window is expected to close on: 05/30/2026

Job posting may be removed earlier if the position is filled or if a sufficient number of applications are received.

Meet the Team

Acacia, part of Cisco, provides innovative silicon-based high-speed optical interconnect products to accelerate network scalability through advancements in performance, capacity, and cost. Our DSP ASICs, silicon photonic PICs, and coherent modules empower cloud and service providers to meet the fast-growing demand for data. We have assembled a team of cross-functional experts capable of solving the challenges of next-generation optical interconnects, resulting in industry-leading, award-winning products. Come join us at Cisco, named the #1 world’s best workplaces, and do purposeful work that makes a global impact and gives back to a company culture that empowers an inclusive future for all.

Your Impact

As an ASIC Design Engineer on the STA team, you will play a pivotal role in extraction and static timing analysis (STA) flow development, convergence strategies, and correlation between PNR, Spice, and STA, while working alongside the Physical Design team.

  • Develop methodologies, guidelines, and checklists to streamline STA work.

  • Resolve design and flow issues.

  • Drive execution to ensure progress and accuracy.

Minimum Qualifications

This is an excerpt. Read the full job description on Cisco careers →
All software engineering jobs software engineering in Maynard, MA Jobs in Maynard, MA software engineering salaries software engineering career path
All Cisco Jobs Browse software engineering roles mid positions