ASIC Engineering Technical Lead - DFT
Cisco · San Jose, CA · Product and Engineering
About this role
Cisco is hiring a senior-level Technical Lead in the software engineering function based in San Jose, CA. The posting calls out experience with Python, C++, Performance Optimization. Compensation is listed at $183,800–$263,600 per year.
- Role
- Technical Lead
- Function
- software engineering
- Level
- senior
- Track
- Tech leadership
- Employment
- Full-time
- Location
- San Jose, CA
- Department
- Product and Engineering
- Posted
- Apr 29, 2026
More roles at Cisco
Job description
from Cisco careersJob posting may be removed earlier if the position is filled or if a sufficient number of applications are received.
Meet the Team
Acacia, part of Cisco, provides innovative silicon-based high-speed optical interconnect products to accelerate network scalability through advancements in performance, capacity, and cost. Our DSP ASICs, silicon photonic PICs, and coherent modules empower cloud and service providers to meet the fast-growing demand for data. We have assembled a team of cross-functional experts capable of solving the challenges of next-generation optical interconnects, resulting in industry-leading, award-winning products. Come join us at Cisco, named the #1 world’s best workplaces, and do purposeful work that makes a global impact and gives back to a company culture that empowers an inclusive future for all.
Your Impact:
We are seeking a motivated, proactive, and intellectually curious ASIC Engineering Technical Leader with focus in Design-for-Test. In this role, you will be leading development of DFT solutions for next-generation ASICs for multi-100G to 1.6T coherent optical communications products.
- Lead implementation of SSN, hierarchical test flow DFT architectures, including scan insertion, compression/decompression logic, memory BIST, and logic BIST, using Siemens Tessent, or Synopsys, tools for RTL and gate netlist DFT implementation.