ASIC Engineer
Cisco · Barcelona, Spain · Product and Engineering
About this role
Cisco is hiring a mid-level Hardware Engineer in the software engineering function based in Barcelona, Spain. The posting calls out experience with Python, Frontend Development and roughly 5+ years of relevant work. Listed education preference: a bachelor's degree or equivalent.
- Role
- Hardware Engineer
- Function
- software engineering
- Level
- mid
- Track
- Individual contributor
- Employment
- Full-time
- Location
- Barcelona, Spain
- Experience
- 5+ years
- Education
- Bachelor's degree
- Department
- Product and Engineering
- Posted
- Feb 6, 2026
More roles at Cisco
Job description
from Cisco careersMeet the Team
Join the Physical Design CAD & Methodology Team—a technically strong group responsible for developing and supporting RTL-to-GDS Physical Design implementation and signoff flows across multiple ASIC programs.
Our team works closely with Physical Design, STA, Power, Physical Verification, and Front-End teams to enable efficient execution, consistent QoR, and reliable tape-outs. We value engineers who combine hands-on technical depth with a growing sense of ownership, collaboration, and continuous improvement. If you enjoy improving flows, solving complex PD problems, and expanding your technical influence, this role is a great fit.
Your Impact
As a Physical Design Flow & Methodology Engineer, you will take end-to-end ownership of key portions of the PD flow, contributing to implementation and signoff methodology from synthesis handoff through GDS delivery.
You will develop, enhance, and maintain block- and chip-level PD flows, debug timing, power, congestion, and physical verification issues, and work closely with design teams to improve convergence and predictability. You will contribute to methodology definition, automation, and best practices, and help drive adoption across projects.
In this role, you will wok on implementation tool flows and methodologiesto enhance and add new features. Your work will have direct impact on QoR, turnaround time, and tape-out success, while allowing you to grow toward senior-level technical leadership.