staff software engineering Hardware Engineer ic 8+ yrs Master's · Posted Feb 23, 2026

About this role

Cisco is hiring a staff-level Hardware Engineer in the software engineering function based in Caesarea, Israel. The posting calls out experience with Frontend Development and roughly 8+ years of relevant work. Listed education preference: a master's degree or equivalent.

Role
Hardware Engineer
Function
software engineering
Level
staff
Track
Individual contributor
Employment
Full-time
Location
Caesarea, Israel
Experience
8+ years
Education
Master's degree
Department
Product and Engineering
Posted
Feb 23, 2026
AI Summary
Staff-level hardware engineer designing and implementing RTL for advanced silicon chips at Cisco. Requires 8+ years RTL design experience, UVM verification knowledge, and ability to work across micro-architecture, timing, and physical design integration.

More roles at Cisco

Software Engineering Technical Leader (Remote / Hybrid)
Boulder, CO · director
Python Go Kubernetes
Account Executive - Splunk
Alpharetta, GA · mid
DevOps SaaS Splunk
Corporate Counsel- Telecommunications & Market Access
Washington, DC · mid
Compliance Security
Software Engineering Technical Leader
Cary, NC · director
Python JavaScript TypeScript
Director, Solutions Engineer Security Technical Enablement
Research Triangle Park, NC · senior
Security Zero Trust SaaS
All Cisco jobs →

Job description

from Cisco careers
Meet the Team
Join the Cisco Silicon One Front-End Design team, at the core of Cisco’s silicon development. Our engineers cover the full spectrum of chip design: definition, architecture, micro-architecture, RTL design, verification, signoff, and validation.
We leverage cutting-edge silicon technologies and methodologies to develop the largest-scale and most advanced devices, pushing the boundaries of what’s possible.
Cisco Silicon One™ is transforming the industry with a unified, programmable architecture powering Cisco’s future routing portfolio and shaping the Internet for decades to come.

Your Impact
  • Write and review micro-architecture specifications

  • Implement RTL (Verilog/SystemVerilog) to meet timing, performance, and power requirements

  • Contribute to full chip integration, timing methodology, and analysis

  • Collaborate with verification engineers to resolve bugs and achieve coverage closure

  • Work with the physical design team to close timing and PnR issues

  • Support design methodology evolution and best practices

  • Perform debug, root-cause analysis, and post-silicon validation in the lab


Minimum Qualifications

  • B.Sc./M.Sc. in Electrical Engineering from a top university

  • ​Minimum of 8 years of proven experience in a relevant field

  • RTL design experience

  • Familiarity with UVM and functional verification methodologies


Preferred Qualifications

  • Experience with MATLAB simulations and bit-exact modeling environments

  • Familiarity with mixed-signal systems and environments

  • Knowledge and hands-on experience with Clock Domain Crossing (CDC)

    This is an excerpt. Read the full job description on Cisco careers →