mid Cloud Security Engineer ic 8+ yrs Bachelor's · Posted Jun 14, 2026
$178,500 – $331,500
USD per year
Skills
Testing

About this role

Cadence Design Systems is hiring a mid-level Cloud Security Engineer based in San Jose, CA. The posting calls out experience with Testing and roughly 8+ years of relevant work. Listed education preference: a bachelor's degree or equivalent. Compensation is listed at $178,500–$331,500 per year.

Role
Cloud Security Engineer
Function
security
Level
mid
Track
Individual contributor
Employment
Full-time
Location
San Jose, CA
Experience
8+ years
Education
Bachelor's degree
Posted
Jun 14, 2026
AI Summary
Lead ATE test development and production deployment for complex SoCs, managing wafer sort and final test strategies from first silicon through manufacturing. Requires 8-12 years of experience with CP/FT test programs, Advantest 93K platform expertise, and DFT knowledge. Hands-on technical leadership role mentoring engineers across product teams.

Job description

from Cadence Design Systems careers

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

We are seeking a ATE Test Engineering Architect to lead development and deployment of production test solutions for our large complex SoCs deployed in our Emulation Products. This role owns ATE test strategy and execution from first silicon bring‑up through qualification and high‑volume manufacturing, working closely with design, DFT, and global manufacturing partners.

This is a hands‑on technical leadership role for engineers passionate about silicon quality, yield, and scalable test solutions.

Job Responsibilities:

  • Lead ATE test development for wafer sort (CP) and final test (FT)
  • Drive first‑silicon bring‑up, debug, and characterization
  • Define test coverage, binning, guard‑banding, and production release criteria
  • Analyze yield and failure data; drive test‑related yield and quality improvements
  • Partner with DFT, design, OSATs, and test houses to ensure manufacturable solutions
  • Support qualification, production ramp, and sustained manufacturing
  • Mentor engineers and act as a technical test leader across product teams

Job Qualifications:

  • BS with a minimum of 12 years of experience OR MS with a minimum of 10 years of experience OR PhD with a minimum of 8 years of experience
  • Strong hands‑on experience with CP/FT test program development
  • Experience with Advantest 93K ATE platform
  • Solid understanding of DFT and silicon debug
  • Proven experience supporting production and working with offshore test partners
  • Strong problem‑solving and cross‑functional communication skills

The annual salary range for California is $178,500 to $331,500. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.

We’re doing work that matters. Help us solve what others can’t.

More roles at Cadence Design Systems

Principal Product Engineer
Bangalore, India · principal
Bash Linux
Intern Product Validation Engineer
Shanghai, China · intern
Python Testing Backend Development
Group Director, HR M&A
San Jose, CA · director
Disaster Recovery
Product Engineer (Analog Design Environment)
San Jose, CA · mid
LLMs RAG AI Agents
Ingénieur en conception de micrologiciel / Firmware Design Engineer
Mount-Royal · mid
Python C Data Structures
All Cadence Design Systems jobs →
All security jobs security in San Jose, CA Jobs in San Jose, CA security salaries security career path
All Cadence Design Systems Jobs Browse security roles mid positions