Lead Software Engineer
Cadence Design Systems · Beijing, China
senior
Software Engineer
ic
1-4 yrs Master's
· Posted Apr 20, 2026
About this role
Cadence Design Systems is hiring a senior-level Software Engineer based in Beijing, China. The posting calls out experience with Python, C and roughly 1–4 years of relevant work. Listed education preference: a master's degree or equivalent.
- Role
- Software Engineer
- Function
- software engineering
- Level
- senior
- Track
- Individual contributor
- Employment
- Full-time
- Location
- Beijing, China
- Experience
- 1–4 years
- Education
- Master's degree
- Posted
- Apr 20, 2026
AI Summary
Develop and maintain high-efficiency compact device models for Spice-like circuit simulation software. Requires strong semiconductor and device physics background, C/C++ programming expertise, and device modeling experience. Familiarity with VerilogA/VHDL, numerical analysis, and circuit simulation tools is advantageous.
More roles at Cadence Design Systems
Software Engineering Director
San Jose, CA · director
AWS GCP Testing
Signal and Power Integrity Principal Application Engineer
San Jose, CA · principal
Director & Sr. Corporate Counsel - Compliance
San Jose, CA · senior
System Design
Senior Group Director Sales
San Jose, CA · manager
Tax Manager
San Jose, CA · manager
Python Power BI
All Cadence Design Systems jobs →
Job description
from Cadence Design Systems careersAt Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
This position is for a device modeling engineer responsible for developing and maintaining high-efficiency compact device models for use in Spice-like circuit simulation software.
Requirements:
- Master degree + above 3~4 years of working experience or PHD. Degree + above 1~2 years of working experience.
- Strong background in semiconductor and device physics, and device modeling.
- Master the C/C++ programming skill.
- Good English communication skill both verbally and in writing.
- Good problem-solving skill and teamwork spirit.
- Familiarity with the development of VerilogA/VHDL models is a plus.
- Familiarity with the methods of numerical analysis and matrix calculation is a plus.
- Knowing the script language, such as Python, Perl, or Tcl, is a plus.
- Knowledge in circuit analysis and simulation tools, such as Spectre/Hspice, is a plus.