mid operations Systems Engineer ic 10+ yrs Bachelor's · Posted Jun 1, 2026
$141,300 – $226,000
USD per year

About this role

Broadcom is hiring a mid-level Systems Engineer in the operations function based in USA-CA San Jose Innovation Drive. The role typically asks for 10+ years of relevant experience. Listed education preference: a bachelor's degree or equivalent. Compensation is listed at $141,300–$226,000 per year.

Role
Systems Engineer
Function
operations
Level
mid
Track
Individual contributor
Employment
Full-time
Location
USA-CA San Jose Innovation Drive
Work mode
On-site
Experience
10+ years
Education
Bachelor's degree
Posted
Jun 1, 2026
AI Summary
Design complex flip-chip BGA packages for high-performance ASICs with SerDes, power delivery, and thermal considerations. Requires 10-12+ years of package design experience with signal/power integrity expertise and Cadence APD proficiency. Involves layout, project management, and cross-functional collaboration.

More roles at Broadcom

Senior Epitaxy Process Engineer
Singapore-Senoko · senior
Machine Learning Data Analytics
License Compliance Manager, China
CHN-Shanghai- KIC · director
Data Analytics
IC Design Engineer
USA-CA San Jose Innovation Drive · mid
Frontend Development
Java Engineer - REST APIs & Database Systems
USA-IL Lisle Warrenville Road · mid
Java C SQL
Software Engineer
USA-CA - Promontory E · mid
Python Java Spring
All Broadcom jobs →

Job description

from Broadcom careers

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

Broadcom is seeking an experienced IC package-design engineer for complex flip-chip-BGA packages for industry-leading ASICs with high-speed SerDes and very-high-power delivery needs.  You will be part of a worldwide R&D team developing high-performance package designs for ASICs for artificial intelligence (AI), networking, high-performance computing (HPC), and 5G base stations.  These designs include SerDes at 224G and higher, 5G RF/Microwave ADC/DAC, HBM, DDR5 and more.  You'll have the opportunity to collaborate with the team to create the package structures needed to enable new design, and contribute to efficiency improvements for our design team.

 

RESPONSIBILITIES:

  • Overall design responsibility for ASIC package designs, including aspects of signal integrity, power integrity, manufacturability, reliability, and thermal, in partnership with our experienced team of package engineering experts.
  • Package Design of critical structures for SerDes, ADC/DAC, DDR, etc.
  • Schedule, prioritize, & track your work across 2+ projects simultaneously
  • General flip-chip BGA package design & engineering
  • Project management and customer interface for your design projects
  • Contribute to efficiency improvements for the design team, through process development/improvement, automation, documentation, etc.
  • This is an excerpt. Read the full job description on Broadcom careers →
All operations jobs operations salaries operations career path
All Broadcom Jobs Browse operations roles mid positions