Debug SoC Design Engineer
Apple · Irvine, CA · Hardware
About this role
Apple is hiring a mid-level Security Analyst based in Irvine, CA. Listed education preference: a bachelor's degree or equivalent.
- Role
- Security Analyst
- Function
- security
- Level
- mid
- Track
- Individual contributor
- Location
- Irvine, CA
- Education
- Bachelor's degree
- Department
- Hardware
- Posted
- Apr 16, 2026
Job description
from Apple careersCome and join Apple’s growing wireless silicon development team. Our wireless SoC organization is responsible for all aspects of wireless silicon development, emphasizing highly energy-efficient design and new technologies that transform the user experience at the product level. All of this is driven by a world-class vertically integrated engineering team spanning RF/Analog architecture and design, Systems/PHY/MAC architecture and design, VLSI/RTL design and integration, Emulation, Design Verification, Test and Validation, and FW/SW engineering. If you enjoy a fast-paced and challenging environment, collaborate with people across different functional areas, and thrive during crisis times, we encourage you to apply.
In this role you will work on a small team designing CPU-based subsystems for high performance, low power wireless SoCs. You will work closely with SoC architects and IP developers to define debug features that meet the power, performance, and area goals.
You will own the design for the debug and trace hub. You will collaborate with other designers to ensure their subsystems implement the necessary debug features. You will guide validation engineers in the use of such features to diagnose issues. This is a highly visible role, where you will be at the center of the ASIC debug efforts, collaborating with all fields, with a critical impact in getting leading-edge products launched to delight millions of customers.
<h3>Minimum Qualifications</h3>Minimum requirement of bachelor's degree
<h3>Preferred Qualifications</h3>Familiarity with the ASIC design flow.
Knowledge of digital design, SoC architecture, and HDL languages like Verilog.
Familiarity with design methodologies and industry standard EDA tools.
Knowledge and understanding of microprocessor debug such as CoreSight and other debug techniques.
Shown experience writing micro-architecture specifications and converting them to design.
Experience with AXI/AHB bus fabric and processor sub-systems.
Understanding of UPF and low-power design & implementation techniques.
Self-starter and willingness to learn.