mid software engineering Hardware Engineer ic 2+ yrs Bachelor's · Posted May 15, 2026
Skills
Python

About this role

Nvidia is hiring a mid-level Hardware Engineer in the software engineering function based in Shanghai, China. The posting calls out experience with Python and roughly 2+ years of relevant work. Listed education preference: a bachelor's degree or equivalent.

Role
Hardware Engineer
Function
software engineering
Level
mid
Track
Individual contributor
Employment
Full-time
Location
Shanghai, China
Experience
2+ years
Education
Bachelor's degree
Posted
May 15, 2026
AI Summary
Physical Design Engineer for GPU and mobile chips, handling floorplanning, power/clock distribution, timing optimization, place & route, and verification. Requires 2+ years in advanced technology nodes with expertise in Synopsys and Cadence EDA tools, clock/power distribution, and timing closure.

More roles at Nvidia

Senior Software Engineer, NCCL and CUDA - CSP Engagements
Santa Clara, CA · senior
Kubernetes Docker Ansible
Director, AI Enablement
Santa Clara, CA · director
LLMs Machine Learning
Senior CI/CD Engineer
Santa Clara, CA · senior
AWS GCP Azure
Senior Board Test Engineer
Santa Clara, CA · senior
Python Bash Testing
Manager, System Test Engineering
Taipei, Taiwan · manager
Python Bash Testing
All Nvidia jobs →

Job description

from Nvidia careers

We are now looking for a Physical Design Engineer. VLSI Physical Design Team at NVIDIA Shanghai has been built up since 2005. The team has made contribution to various successful products launched by NVIDIA Corporation over 15 years. We utilize latest process technology, advanced EDA tools, and sophisticated design methodology. We always work on the most challenging designs, and push for performance limit.

What you’ll be doing:

  • A role in physical design for NVIDIA GPU and Mobile chips.

  • Participate in various aspects of physical design, including full chip floorplanning, power/clock distribution, timing optimization, place & route, timing closure, power/signal integrity analysis, and physical verification.

  • Troubleshoot a wide variety of design and flow complicated issues, and apply proactive intervention Collaborate with RTL, DFT and Circuit designers to ensure high quality of design implementation.

What we need to see: 

  • BS in Engineering or Science or equivalent experience.

  • Power user of EDA tools from Synopsys (ICC2/FC/PT/STAR-RC), Cadence (EDI/Innovus/Voltus).

  • Experience in Clock/Power Distribution, P&R, Timing closure, RC Extraction, and verification on advanced technology nodes.

  • 2+ years of experience in above areas.

Ways to stand out from the crowd:

  • MS in Engineering or Science.

  • Knowledge in FinFET technology, circuit design, and package design.

  • Experience in physical verification tools from Synopsys (ICV) or Mentor (Calibre).

    This is an excerpt. Read the full job description on Nvidia careers →
All software engineering jobs software engineering in Shanghai, China Jobs in Shanghai, China software engineering salaries software engineering career path
All Nvidia Jobs Browse software engineering roles mid positions