senior operations Systems Engineer ic · Posted May 28, 2026
$116,000 – $246,000
USD per year

About this role

Micron is hiring a senior-level Systems Engineer in the operations function based in San Jose, CA. The posting calls out experience with Python, Bash, Git, Linux. Compensation is listed at $116,000–$246,000 per year.

Role
Systems Engineer
Function
operations
Level
senior
Track
Individual contributor
Employment
Full-time
Location
San Jose, CA
Posted
May 28, 2026

More roles at Micron

Sr Engineer, Equipment
Manassas · principal
Python R Data Analytics
Sr Engineer, Silicon Planning
Boise, ID · principal
Python SQL Tableau
Sr. Principal, Corporate Business Development
San Jose, CA · senior
LLMs Machine Learning
Principal / Staff Reliability Engineer – Statistics & Data Science
Boise, ID · staff
Python R LLMs
Diffusion Equipment Engineer
Boise, ID · mid
Data Analytics
All Micron jobs →

Job description

from Micron careers

Our vision is to transform how the world uses information to enrich life for all.

Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.

Job Summary

As a Sr. Design Engineer in the NVE Design Engineering Core group at Micron Technology, Inc., you will contribute to the development of memory products that are best-in-class, using your specialized knowledge and Micron proprietary methods of designing and analyzing core and mixed circuits used in the development of memory products.

Responsibilities

  • Develop array waveforms with detailed timing and biasing conditions of array signals. This requires in-depth familiarity of Nand Flash memory read, program and erase algorithms.
  • Collaborate with Firmware team, Analog team and Design validation teams during actual implementation of waveforms.
  • Plan the wordline and bitline path architecture according to area, performance and power specifications. Establish the positioning of these electronic units and coordinate with project groups to embed these circuit blocks into the chip plan.
  • Perform die size cost and benefits analysis of new array circuits and algorithms prior to implementation. Working closely with other functional teams to evaluate, analyze, and improve NAND power consumptions.
  • This is an excerpt. Read the full job description on Micron careers →
All operations jobs operations in San Jose, CA Jobs in San Jose, CA operations salaries operations career path
All Micron Jobs Browse operations roles senior positions