mid 5+ yrs Bachelor's · Posted Jun 22, 2026

About this role

Micron is hiring a mid-level ENGINEERING SUPERVISOR HBM LAYOUT based in Jalisco, Mexico. The role typically asks for 5+ years of relevant experience. Listed education preference: a bachelor's degree or equivalent.

Level
mid
Employment
Full-time
Location
Jalisco, Mexico
Experience
5+ years
Education
Bachelor's degree
Posted
Jun 22, 2026
AI Summary
Layout Design Engineer for High Bandwidth Memory chips supporting AI and HPC applications. Design analog/mixed-signal blocks, perform verification (LVS/DRC), and lead multi-project execution. Requires 5+ years custom CMOS layout experience across technology nodes, Cadence/Mentor tools expertise, and knowledge of critical analog blocks.

Job description

from Micron careers

Our vision is to transform how the world uses information to enrich life for all.

Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.

Job Description:

For more than 45 years, Micron Technology, Inc. has transformed innovation with the world’s most advanced memory and semiconductor technologies. We’re an international team of visionaries and scientists, developing groundbreaking technologies that are redefining how the world uses information to enrich life.
We are looking for Layout Design engineer at our Micron Technology’s HBM Team in Guadalajara, Mexico. As a Layout Design engineer, you will be working for intensive applications such as artificial intelligence and high performance computing solution, High Bandwidth Memory. As a Layout Design Engineer you will be collaborating with peer teams crossing Micron global footprint, in a multiple projects-based environment.

Responsibilities:

  • Design and development of analog, mixed-signal, custom digital block   and full chip level integration support.
  • Perform layout verification like LVS/DRC/Antenna, quality check and documentation.
  • Responsible for on-time delivery of block-level layouts with acceptable quality.
  • Will bee leading planning, area/time estimation, scheduling, delegation and execution to meet project schedule/achievements in multiple project environment.
  • Effectively communicating with Global engineering teams to assure the success of layout project.

Minimum Qualification:

  • Around 5 years of experience in analog/custom layout design in sophisticated CMOS process, in various technology nodes (Planar, FinFET).
  • BE or MTech in Electronic/VLSI Engineering, or related.
  • Expertise in Cadence VLE/VXL and Mentor Graphic Calibre DRC/LVS is a must.
  • Should have hands on experience in creating layout of critical blocks such as Temperature sensor, PLL, ADC, DAC, LDO, Bandgap, Ref Generators, Charge Pump, Current Mirrors, Comparator, Differential Amplifier etc.,
  • Knowledge of Analog Layout fundamentals (e.g., Matching, Electro-migration, Latch-up, coupling, crosstalk, IR-drop, active and passive parasitic devices etc.)
  • Understanding layout effects on the circuit such as speed, capacitance, power and area etc.
  • Ability to understand design constraints and implement high-quality layouts.

Preferred qualifications:

  • Multiple Tape out support experience will be an added advantage.
  • Experience handling multiple layout projects, ensuring quality checks are being taken into consideration at all stages of layout development.
  • Excellent command and problem-solving skills in physical verification of custom layout.

"The specified role does not encompass the following responsibilities: Finalization of sales agreements or the execution of sales contracts is prohibited. The role also does not carry the authority to make definitive decisions regarding contracts, be it their conclusion or termination. Furthermore, the role is not designed to involve participation in pricing negotiations or the authorization of contracts. These activities fall beyond the permissible duties of the position."

We are an industry leader in innovative memory and storage solutions transforming how the world uses information to enrich life for all. With a relentless focus on our customers, technology leadership, and manufacturing and operational excellence, Micron delivers a rich portfolio of high-performance DRAM, NAND, and NOR memory and storage products through our Micron® and Crucial® brands. Every day, the innovations that our people create fuel the data economy, enabling advances in artificial intelligence and 5G applications that unleash opportunities — from the data center to the intelligent edge and across the client and mobile user experience.

To learn more, please visit micron.com/careers All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, veteran or disability status. To request assistance with the application process and/or for reasonable accommodations, please contact hrsupport_na@micron.com

Micron Prohibits the use of child labor and complies with all applicable laws, rules, regulations, and other international and industry labor standards.

Micron does not charge candidates any recruitment fees or unlawfully collect any other payment from candidates as consideration for their employment with Micron.

AI alert: Candidates are encouraged to use AI tools to enhance their resume and/or application materials. However, all information provided must be accurate and reflect the candidate's true skills and experiences. Misuse of AI to fabricate or misrepresent qualifications will result in immediate disqualification.   

Fraud alert: Micron advises job seekers to be cautious of unsolicited job offers and to verify the authenticity of any communication claiming to be from Micron by checking the official Micron careers website in the About Micron Technology, Inc.

More roles at Micron

SR. Automation System Integration Engineer
Taichung, Taiwan · senior
Data Structures Machine Learning Performance Optimization
SR ENGR, FE CENTRAL QE Product
Taichung, Taiwan · principal
Frontend Development Backend Development
Senior, STPG PE System
Penang, Malaysia · senior
Python C Data Analytics
F15TD MDE PHOTO Shift Engineer
Hiroshima, Japan · mid
F15TD MDE PHOTO Shift Engineer
Hiroshima, Japan · mid
All Micron jobs →
Jobs in Jalisco, Mexico
All Micron Jobs mid positions