Silicon Physical Design CAD Engineer
Google · New Taipei, Taiwan | Zhubei, Taiwan
mid
software engineering
Hardware Engineer
ic
· Posted Apr 15, 2026
Skills
About this role
Google is hiring a mid-level Hardware Engineer in the software engineering function based in New Taipei, Taiwan | Zhubei, Taiwan. The posting calls out experience with Python.
- Role
- Hardware Engineer
- Function
- software engineering
- Level
- mid
- Track
- Individual contributor
- Employment
- Full-time
- Location
- New Taipei, Taiwan | Zhubei, Taiwan
- Posted
- Apr 15, 2026
More roles at Google
Software Engineer, Engineering Productivity, Pixel Tools
New Taipei, Taiwan · mid
Python Java SQL
Field Sales Representative III, Growth Startups, Google Cloud
San Francisco, CA | Sunnyvale, CA · mid
GCP Performance Optimization Full Stack
Senior Customer Engineer, AI Infrastructure, Google Cloud
Singapore · senior
TensorFlow PyTorch Deep Learning
Web Solution Engineer, GCS Engineering, gTech
New York City, NY · mid
Python JavaScript TypeScript
Technical Program Manager III, Solutions Delivery, Google Cloud
Kirkland, WA | Boulder, CO · mid
GCP
All Google jobs →
Job description
from Google careersBe part of a various team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.
Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.
Responsibilities
- Co-work with project team for a more efficient and effective flow execution and results review mechanism in PDV field.
- Co-work with the methodology team to define Physical Design Verification (PDV) flow requirements for technology nodes Design Rule Check (DRC), Layout Versus Schematic (LVS), and Programmable Electrical Rule Check (PERC) checks.
- Import new features, improve job efficiency, and maintain a stable flow in PDV analysis to meet technology and project needs.
- Provide flow usage and execution support with documentation, training and troubleshooting.
Minimum qualifications:
- Bachelor's degree in Electrical Engineering, a similar field, or equivalent practical experience.
This is an excerpt. Read the full job description on Google careers →