mid software engineering Embedded Software Engineer ic Bachelor's · Posted Jun 22, 2026

About this role

Cadence Design Systems is hiring a mid-level Embedded Software Engineer in the software engineering function based in Austin, TX. The posting calls out experience with Python, C, Embedded Systems, Data Structures. Listed education preference: a bachelor's degree or equivalent.

Role
Embedded Software Engineer
Function
software engineering
Level
mid
Track
Individual contributor
Employment
Full-time
Location
Austin, TX
Education
Bachelor's degree
Posted
Jun 22, 2026
AI Summary
Develop firmware for DDR5 PHY microcontrollers using bare-metal C programming and low-level APIs. Collaborate with hardware designers on training algorithms, co-verify firmware-hardware integration, and debug in RTL simulations and silicon bring-up. Requires DDR5 JEDEC expertise, SerDes/memory interface experience, and EDA tool proficiency.

Job description

from Cadence Design Systems careers

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Job Description

Be part of the Cadence DDR PHY IP Front End Design team responsible for -

•             Develop firmware for DDR5 PHY using microcontrollers

•             Developing firmware in C typically involving bare-metal programming and developing low-level APIs on Microcontrollers.

•             Responsible for collaborating with hardware designers and memory subsystem architects to derive training algorithms and implement them.

•             Responsible for collaborating with the verification team to deduce firmware-hardware co-verification plan.

•             Develop and Debug firmware in RTL based hardware simulations (C +Verilog simulations)

•             Develop and Debug on Silicon bring-up boards.

Required Skills:

•             Good Knowledge of DDR5 JEDEC spec, knowledge of different DIMM configurations and specifications.

•             Relevant experience in developing bare-metal firmware for High-speed SerDes or Memory interface Physical Layer blocks.

•             Good Knowledge of C programming language for embedded software development and use of relevant IDE.

•             Comfortable debugging RTL simulations involving firmware and microcontroller subsystem.

•             Good knowledge of Shell/Perl/Python/TCL scripting

•             Good experience on Verification EDA Tools like simulators and waveform viewers

We’re doing work that matters. Help us solve what others can’t.

More roles at Cadence Design Systems

Corporate Counsel - Employment
San Jose, CA · mid
System Design
AE - System VIP, Perspec, Portable Stimulus DV
San Jose, CA · mid
C Embedded Systems Machine Learning
Lead Software Engineer
San Jose, CA · senior
Data Structures Testing Design Systems
RTL2GDS, Sr. Principal Product Engineer
San Jose, CA · senior
Physical Design Engineer II (PNR/Physical Verification/STA/EMIR)
Toronto 02 · mid
All Cadence Design Systems jobs →
All software engineering jobs software engineering in Austin, TX Jobs in Austin, TX software engineering salaries software engineering career path
All Cadence Design Systems Jobs Browse software engineering roles mid positions