senior operations Manufacturing Engineer ic · Posted May 15, 2026
$114,800 – $213,200
USD per year
Skills
Python

About this role

Cadence Design Systems is hiring a senior-level Manufacturing Engineer in the operations function based in San Jose, CA. The posting calls out experience with Python. Compensation is listed at $114,800–$213,200 per year.

Role
Manufacturing Engineer
Function
operations
Level
senior
Track
Individual contributor
Employment
Full-time
Location
San Jose, CA
Posted
May 15, 2026

More roles at Cadence Design Systems

SoC, IP Global Account Group Director
San Jose, CA · director
Digital Verification, Sr Account Technical Executive II
San Jose, CA · senior
Lead Solutions Engineer – Runset Enablement (Physical Verification)
Austin, TX · senior
Python Linux Automation
Lead Digital Verification Engineer
Mount-Royal · senior
Python Ruby Design Systems
Product Validation Engineer II
Pune 04 · mid
Python Bash Git
All Cadence Design Systems jobs →

Job description

from Cadence Design Systems careers

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Job Responsibilities
•    Be part of the product engineering team working on Power Noise Reliability analysis platform within Multiphysics Systems BU at Cadence.
•    Build domain expertise in power integrity , 3DIC analysis & optimization , Industry’s first AI driven IR mitigation & fixing methodology , electrothermal optimization for digital designs.
•    Work closely with R&D to facilitate the development of these methodologies and flows.
•    Responsibilities also including supporting strategic customers and functional product engineering driving solutions in the Multiphysics space.


Minimum Qualifications
•    Bachelor’s Degree in Electrical / Electronics / Electronics and Communication / VLSI Engineering with 8+ years related experience.


Experience and Technical Skills required
•    Experience in EMIR analysis, PDN analysis with digital signoff tools and Digital Physical implementation.
•    Strong background in Digital logic Design, CMOS logic Design, Power IR drop analysis, Circuit Design and Analysis, Digital and Behavioral simulation fundamentals related to IC and Package Design.
•    Debugging of Low power and multiple power domain analysis for chip power integrity sign-off.
•    Experience with 3DIC design and methodologies is a plus.
•    Must have excellent debugging skills and ability to separate out the critical issues from trivial ones.
•    Ability to solve interface level problems emanating from IC Implementation side and System analysis side.
•    Ability to debug Timing and thermal issues in relation to IR and EM is a plus.
•    Knowledge on TCL, Perl or Python scripting.


Behavioral skills required
•    Must possess strong written, verbal and presentation skills.
•    Ability to establish a close working relationship with both customer peers and management.
•    Explore what’s possible to get the job done, including creative use of unconventional solutions.
•    Work effectively across functions and geographies.
•    Push to raise the bar while always operating with integrity.

The annual salary range for California is $114,800 to $213,200. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.

We’re doing work that matters. Help us solve what others can’t.

All operations jobs operations in San Jose, CA Jobs in San Jose, CA operations salaries operations career path
All Cadence Design Systems Jobs Browse operations roles senior positions