principal software engineering Hardware Engineer ic 3+ yrs Master's · Posted May 14, 2026
$114,800 – $213,200
USD per year

About this role

Cadence Design Systems is hiring a principal-level Hardware Engineer in the software engineering function based in San Jose, CA. The role typically asks for 3+ years of relevant experience. Listed education preference: a master's degree or equivalent. Compensation is listed at $114,800–$213,200 per year.

Role
Hardware Engineer
Function
software engineering
Level
principal
Track
Individual contributor
Employment
Full-time
Location
San Jose, CA
Experience
3+ years
Education
Master's degree
Posted
May 14, 2026
AI Summary
Design and develop analog/mixed-signal IC circuit blocks for SerDes and high-speed I/O applications from concept through verification. Requires minimum 3 years CMOS SerDes experience, proficiency in circuit simulation CAD tools, and expertise across driver, receiver, serializer, deserializer, PLL, and related analog blocks.

More roles at Cadence Design Systems

Corporate Counsel - Employment
San Jose, CA · mid
System Design
Principal Product Engineer
San Jose, CA · principal
Python
Software Engineer I
San Jose, CA · mid
Linux Data Structures
Software Engineer II
San Jose, CA · mid
Linux Data Structures
Sr IP Sales Executive
San Jose, CA · senior
All Cadence Design Systems jobs →

Job description

from Cadence Design Systems careers

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Job description:

The lead Analog IC Designer is responsible for the design and development of analog/mixed signal IC circuit blocks from initial concept/specification through final verification of conformance to customer specifications.

  • Candidate’s background should include a minimum of 3 years of experience in CMOS SerDes or high-speed I/O IC design and development
  • Working knowledge of a set of common SerDes standards and their electrical requirements is a plus
  • Proficient design experience in most of the following SerDes circuit blocks: Driver; Receiver; Serializer; Deserializer; Phase Interpolator; PLL; High Speed Clock Distribution; ADC and DAC; Bias and Bandgap; and Voltage Regulators
  • Excellent problem solving skills, analog aptitude, good communication skills, and ability to work cooperatively in a team environment
  • Position requires proficiency in using CAD tools for circuit simulation, layout, and physical verification
  • Cadence tool experience, lab test experience, and design experience at >112Gbps and in <7nm technologies are a plus
  • MS or PhD in EE

The annual salary range for California is $114,800 to $213,200. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.

We’re doing work that matters. Help us solve what others can’t.

All software engineering jobs software engineering in San Jose, CA Jobs in San Jose, CA software engineering salaries software engineering career path
All Cadence Design Systems Jobs Browse software engineering roles principal positions