Lead Design Engineer
Cadence Design Systems · SHANGHAI
senior
operations
Systems Engineer
ic
3+ yrs Master's
· Posted Feb 21, 2026
AI Summary
Design and develop protocol products like PCIe and Ethernet for emulation/prototyping platforms. Perform RTL design, UVM verification, and board debug as individual contributor. Requires MSEE, 3+ years logic design experience, Verilog expertise, and strong communication skills.
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Responsibilities:
- Working in Cadence Flagship Emulation and Prototyping product line;
- Responsible for designing, developing, modifying and productizing protocol products like PCIe, advanced Ethernet and many more which are crucial to modern IC design and verification.
- Perform as individual contributor on protocol projects involving logic RTL design, UVM based verification, board design/debug and documentation etc.
- Work on complex problems related to protocol or system integration level issues, electrical or timing closure issues, RTL design or verification methodologies.
Requirements:
- The position requires MSEE or equivalent, with 3 or more years of experience in logic design and debug.
- Must have excellent communication skills, both written and verbal.
- RTL design experience using Verilog is required along with experience in using RTL verification tools and flows.
- Experience in FPGA design for Xilinx products is strongly recommended.
- UVM verification experience is desired.
- Experience with scripting languages like Perl, TCL C-shell is desired.